summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display
AgeCommit message (Expand)Author
2024-06-07drm/i915: pass dev_priv explicitly to PORT_HOTPLUG_ENJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_MULTJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to PIPESRCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFTJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to BCLRPATJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VBLANKJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VTOTALJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HSYNCJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HBLANKJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HTOTALJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to DPLL_MDJani Nikula
2024-06-07drm/i915: pass dev_priv explicitly to DPLLJani Nikula
2024-06-07drm/i915/overlay: convert intel_overlay_print_error_state() to drm_printerJani Nikula
2024-06-07drm/i915/dmc: convert intel_dmc_print_error_state() to drm_printerJani Nikula
2024-06-06drm/i915: Reduce DDI clock gating printk level from NOTICE to DEBUGVille Syrjälä
2024-06-06drm/i915/display: include xe_bo.h, gem_object_types etc. where neededJani Nikula
2024-06-06drm/i915/display: include intel_step.h where neededJani Nikula
2024-06-06drm/i915/display: include intel_uncore.h where neededJani Nikula
2024-06-06drm/i915/display: include i915_gpu_error.h where neededJani Nikula
2024-06-06drm/i915/display: include gt/intel_gt_types.h where neededJani Nikula
2024-06-06drm/i915/display: include gem/i915_gem_stolen.h where neededJani Nikula
2024-06-05drm/i915: Protect CRC reg macro arguments for consistencyVille Syrjälä
2024-06-05drm/i915: Define the PIPE_CRC_EXP registersVille Syrjälä
2024-06-05drm/i915: Document which platforms have which CRC registersVille Syrjälä
2024-06-05drm/i915: Add a separate definition for PIPE_CRC_RES_HSWVille Syrjälä
2024-06-05drm/i915: Regroup pipe CRC regsVille Syrjälä
2024-06-05drm/i915: Switch PIPE_CRC_RES_*_IVB to _MMIO_PIPE()Ville Syrjälä
2024-06-05drm/i915: Extract intel_pipe_crc_regs.hVille Syrjälä
2024-06-05drm/i915/dsb: Use intel_color_uses_dsb()Ville Syrjälä
2024-06-05drm/i915/dsb: Pass DSB engine ID to intel_dsb_prepare()Ville Syrjälä
2024-06-05drm/i915/dsb: Move DSB ID definition to the headerVille Syrjälä
2024-06-05drm/i915/dsb: Polish the DSB ID enumVille Syrjälä
2024-06-04drm/i915: Fix assert on pending async-put power domain work when it requeues ...Imre Deak
2024-06-03drm/i915/psr: Add Early Transport into psr debugfs interfaceJouni Högander
2024-06-03drm/i915/psr: Allow setting I915_PSR_DEBUG_SU_REGION_ET_DISABLE via debugfsJouni Högander
2024-06-03drm/i915/display: Selective fetch Y position on Region Early TransportJouni Högander
2024-06-03drm/i915/psr: Use enable boolean from intel_crtc_state for Early TransportJouni Högander
2024-06-03drm/i915/psr: Get Early Transport status in intel_psr_pipe_get_configJouni Högander
2024-06-03drm/i915/psr: Add Early Transport status boolean into intel_psrJouni Högander
2024-05-31drm: move i915_hdcp_interface.h under include/drm/intelJani Nikula
2024-05-31drm: move i915_pciids.h under include/drm/intelJani Nikula
2024-05-31drm: move intel_lpe_audio.h under include/drm/intelJani Nikula
2024-05-31drm: move i915_component.h under include/drm/intelJani Nikula
2024-05-31drm/i915: drop unnecessary i915_reg.h includesJani Nikula
2024-05-31drm/i915: move PCH DP AUX CH regs to intel_dp_aux_regs.hJani Nikula
2024-05-31drm/i915: rearrange DP AUX register macrosJani Nikula
2024-05-31drm/i915: Switch intel_usecs_to_scanlines() to 64bit mathsVille Syrjälä
2024-05-31drm/i915: Move intel_crtc_scanline_offset()Ville Syrjälä
2024-05-31drm/i915: Simplify scanline_offset handling for gen2Ville Syrjälä
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-30 12:11:44 +0000