summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
diff options
context:
space:
mode:
authorZhan Liu <zhan.liu@amd.com>2019-08-22 14:54:18 -0400
committerAlex Deucher <alexander.deucher@amd.com>2019-10-03 09:10:57 -0500
commit00d22e9e04c9574747368f2ca33ba2d1ed93f856 (patch)
tree602469e6cb3a6dc04bcbdc07fedbf17b02b8062e /drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
parent79816043f0f2d07789e9eed2f578338563b01e01 (diff)
downloadlinux-00d22e9e04c9574747368f2ca33ba2d1ed93f856.tar.gz
linux-00d22e9e04c9574747368f2ca33ba2d1ed93f856.tar.bz2
linux-00d22e9e04c9574747368f2ca33ba2d1ed93f856.zip
drm/amd/display: Add missing HBM support and raise Vega20's uclk.
[Why] When more than 2 displays are connected to the graphics card, only the minimum memory clock is needed. However, when more displays are connected, the minimum memory clock is not sufficient enough to support the overwhelming bandwidth. System will hang under this circumstance. Also, the old code didn't address HBM cards, which has 2 pseudo channels. We need to add the HBM part here. [How] When graphics card connects to 2 or more displays, switch to high memory clock. Also, choose memory multiplier based on whether its regular DRAM or HBM. Signed-off-by: Zhan Liu <zhan.liu@amd.com> Reviewed-by: Roman Li <Roman.Li@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c')
0 files changed, 0 insertions, 0 deletions